Combining Low Pin Count Test with Scan Compression Dramatically Reduces Test Interface and Cost
ثبت نشده
چکیده
This document contains information that is proprietary to Mentor Graphics Corporation. The original recipient of this document may duplicate this document in whole or in part for internal business purposes only, provided that this entire notice appears in all copies. In duplicating any part of this document, the recipient agrees to make every reasonable effort to prevent the unauthorized use and distribution of the proprietary information. Silicon Test & Yield Analysis Whitepaper
منابع مشابه
The Advantages of Combining Low Pin Count Test with Scan Compression of Vlsi Testing
Currently produced digital systems are being of exceptionally high performance and demand testing of VLSI or VVLSI (Very-Very Large Scale Integration) circuit at rates of Gbps. In recent years, we are witnessing significantly fast growth of new techniques for testing of VLSI circuits and systems, which give high quality and fast testing times. Testing at Gbps rates is necessary to overcome trad...
متن کاملTest Data Compression Using Dictionaries with Fixed-Length Indices
We present a dictionary-based test data compression approach for reducing test data volume and testing time in SOCs. The proposed method is based on the use of a small number of ATE channels to deliver compressed test patterns from the tester to the chip and to drive a large number of internal scan chains in the circuit under test. Therefore, it is especially suitable for a reduced pin-count an...
متن کاملIntegrated Test Data Decompression and Core Wrapper Design for Low-Cost System-on-a-Chip Testing
This paper discusses an integrated solution for reducing the volume of test data for deterministic system-on-achip testing. The proposed solution is based on a new test data decompression architecture which exploits the features of a core wrapper design algorithm targeting the elimination of useless test data. The compressed test data can be transferred from the automatic test equipment to the ...
متن کاملEmbedded Deterministic Test for Low-Cost Manufacturing Test
This paper introduces Embedded Deterministic Test (EDT) technology, which reduces manufacturing test cost by providing one to two orders of m& reduction in scan test data volume and scan test time. The EDT architecture, the compression algorithm, design flow, experimental results, and silicon implementation are presented.
متن کاملSelective scan slice repetition for simultaneous reduction of test power consumption and test data volume
In this paper, we present a selective scan slice encoding technique for power-aware test data compression. The proposed scheme dramatically reduces test data volume via scan slice repetition, and generates an adjacent-filled test pattern known as the favorable lowpower pattern mapping method. Experiments were performed on the large ITC’99 benchmark circuits, and results show the effectiveness o...
متن کامل